A new technique to adjust the duty cycle of the output clock by adopting a pulsewidth control loop (PWCL) in dual-slope combination is presented. Correcting both rising and falling slopes simultaneously in their combination leads to a simple way for a wide correction range. Furthermore, the duty cycle can be easily adjusted to a desired value by setting up the programmable current sources in the charge pump. A generic circuit is suggested, and its validity is verified in a 0.13-μm CMOS technology under 1.2 V supply. The simulated results with Spectre exhibit the integral nonlinearity (INL) of less than 2% for the output duty-cycle range from 6.25% to 93.75% with the consideration of process, voltage, and temperature (PVT) variation.
loops (PWCL) to tolerate the PVT variations [1, 2, 3] have been presented. However, the unbalanced variation between two charge pumps may create large jitter [1, 3] , or an additional overhead of the hardware and power consumption is encountered [2] . Above all things, these works hardly provide any prescribed strategy of adjusting the duty rate. A programmable PWCL utilizing a voltage-controlled delay line (VCDL) in a 3-state sequential circuit to determine the falling edge of the output clock [4] was reported. It overcomes many drawbacks of the previous works, but the delayed version of the reference clock propagating through the VCDL and flip-flops for correcting the duration still restricts the adjusting range of the duty cycle.
In this paper, a new topology of pulsewidth control loop (PWCL) in a dual-slope combination is proposed without using any variable delay lines as in the prior works [1, 2, 3, 4] . Controlling both rising and falling slopes with an efficient combiner provides some fundamental strategies to make any duration rate possible. A typical implementation of the topology is suggested and its performance results are described. Fig. 1 (a) represents a block diagram of the proposed PWCL to take in the wide duty-cycle range of the input (CK I ). It consists of a slope modifier, a pulse combiner, and a charge pump. The duty cycle of CK O and /CK O is converted to the tuning-line analog voltage, v c , which is then fed back to the slope modifier. The duty-cycle information on the current complementary outputs is represented by v c which is updated every iteration, and finally settles down. The variation of circuit parameters such as gate propagation delay, logic threshold voltage, and device drivability would be alleviated through the loop operations, resulting in little long-term effects.
Concept of correcting duty cycle
Recognizing that the input and output quantities, Φ I and Φ O , are the excess phases from the ideal position, a linear model to describe the duty-cycle correcting dynamics is shown in Fig. 1 (b) . In this case, K V CΦ represents the gain of the correction associated with the slope modifier and the pulse combiner. It would be considered to be a function of the trans-conductance of the current source and the output capacitance in the slope modifier shown in Fig. 1 (c) . I B and C are the bias current and the storage capacitance of the charge pump, respectively. The closed-loop gain for the excess phase can be expressed such as
where a dc zero and a left-half plane pole are involved. Therefore, the dynamic correction range and the gain of the in-band correction can be expressed in (2) and (3), respectively. A conceptual diagram for the slope modification followed by a pulse combiner is illustrated with its conceptual operations in Fig. 1 (c) . Falling-slope (CK HD ) and rising-slope (CK LD ) modifiers are placed in parallel, each consisting of complementary switches driven by the input clock, a current source (I LD or I HD ) controlled by the analog tuning-line voltage, v c , and a capacitor. The pulse combiner driven by both CK HD and CK LD composes a composite pulse, and then produces the corresponding complementary clocks, CK O and /CK O .
The basic operation, when the switch resistance is neglected, is as follows. The tuning-line voltage, v c , affects the output slopes of the modifier in the opposite direction since it is applied to the opposite types of current sources. If v c decreases, so I HD decreases and I LD increases, the falling slope of CK HD becomes slower while the rising slope of CK LD becomes faster, and vice versa. The correction mechanisms in the three appreciable cases are suggested when the duty cycle of the input CK I is under 50%, over 50%, or near 50%. Under 50%, the time required for CK LD from Gnd to reach the logic threshold voltage (V logic ) of the following pulse combiner determines the falling instance of CK O , expanding the pulse duration. For over 50%, the time for CK HD from V DD to V logic determines the rising instance of CK O , reducing the pulse duration. Near 50%, the duration is nearly maintained since both edges are moving in the same direction. In all cases, the composition of the edges forms a modified duration depending on the tuning-line voltage, v c . The duty-cycle correction should be completed by forming a PWCL, as shown in the block diagram of Fig. 1 (a) . Similarly, the falling edge of CK LD and the falling slope of CK HD enable the pull-up path through M 9 and M 10 in this order. Again, the logic threshold encountered by the falling slope of CK HD is determined by M 9 , M 10 and M 11 . The latch acts to hold the previous value during the instantaneous high-impedance interval from the leading edge to the late slope.
Circuit design and simulation results
The duty cycle of the output can be adjusted by configuring the binaryweighted current sources in the charge pump, as illustrated in Fig. 2 (b) . The tuning-line voltage, v c , settles down when the incoming pull-up charge is equal to the outgoing pull-down charge. That is, in the steady state
where T /CKO and T CKO are the "high" durations of /CK O and CKo, respectively. If the expression of (4) is substituted into the following definition, the duty cycle could be ultimately controlled with respect to the ratio of I B1 to I BT .
Typically, the current segments of I B1 will be allowed to be the same as those of I B2 , except for the extra termination current source I u . The digital codes from D 1 to D 8 control the segments of both I B1 and I B2 , pertaining to maintain the total current, I BT , constant. In order to prove the validity of the proposed PWCL, a full transistor-level circuit in a 0.13-μm CMOS process under 1.2 V supply voltage was designed. The Spectre simulation results in Fig. 2 (c) exhibit INL error versus digital code with PVT variations when the applied input is at 100 MHz with the duty cycle of 20% and 80%, respectively. The INL error is observed to increase as the code gets out of the center point of 50% duty cycle (digital code = 0111). It is primarily due to the finite output impedance of the source device, leading to the mismatch between the pull-up and pull-down currents as the code varies. Table I summarizes the comparison results between the proposed and the conventional PWCLs. Table I . Performance comparison with prior works.
Conclusion
A duty-cycle control circuit with small area is developed by adopting a pulsewidth control loop (PWCL) without variable-delay lines. The simultaneous modification of both rising and falling edges of the input in their combination leads to the precise correction over the wide covering range of the input duty cycle. In addition, to achieve a wide programmable range of the output duty cycle, a charge pump with programmable current sources is used. The analysis with a linear model was suggested to investigate the loop dynamics. The proposed PWCL system was designed in a 0.13-μm CMOS technology. System parameters and performance results from Spectre simulations are described.
